|
High-Level Power Analysis and Optimization
 |
Author: Anand Raghunathan, Niraj K. Jha, Sujit Dey List Price: $158.50 Our Price: Click to see the latest and low price ISBN: 0792380738 Publisher: Kluwer Academic Publishers (June, 1998) Edition: Hardcover Sales Rank: 914,622 Average Customer Rating: 3.33 out of 5
|
Customer ReviewsRating: 5 out of 5 EXCELLENT WORK I don't think any other book deals with behavioral synthesis for low-power in as much detail as this one. The quality of the work described is excellent. The writing style is clear and easy to understand. The chapters on RTL power estimation and power management during hardware design were also very informative. The book has an exhaustive list of references as well.In summary, it is A MUST BUY for researchers in the field of behavioral and RT level low-power design. EXCELLENT BOOK. Rating: 4 out of 5 Very good overview of low-power design above the logic-level A very good overview of techniques for power estimation and minimization above the logic level. Unlike a large number of Kluwer books which are re-published PhD theses, this one actually presents a survey of various techniques. I found the chapters on register-transfer level power estimation and power management especially useful.Overall, this book is a great source of information if you are looking for an overview of different techniques to model or minimize power consumption in RTL designs. Rating: 1 out of 5 High-level synthesis techniques for power. This books claims to be a good source of information about high-level synthesis for power for a wide variety of people but its more of a quick-and-dirty overview. Coverage is very uneven and the book could do with more in-depth examples. The authors have apparently not even bothered to run this through a decent spell-checker. I wish I had spent my money elsewhere!
|